




Features

- Process Technology : 90nm Full CMOS
- Organization : 512K x 16 bit
- Power Supply Voltage : 2.7V ~ 3.6V
- Low Data Retention Voltage : 1.5V(Min.)
- Three state output and TTL Compatible
- Data Byte Control(x8,x16 Mode).
- Standard 44TSOP2,48FBGA Package.
- Industrial Operation Temperature.

Description

The device families are fabricated by VTI's advanced full CMOS process technology. The families support industrial temperature range and Chip Scale Package for user flexibility of system design. The families also supports low data retention voltage for battery back- up operation with low data retention current.


Logic Block Diagram (512Kx16bit)





Package Pin Configurations

44TSOP2



48FBGA

| | 1 | 2 | 3 | 4 | 5 | 6 |
|---|-----------------|-----------------|-----|-----|-----------------|-----------------|
| A | \overline{LB} | \overline{OE} | A0 | A1 | A2 | NC |
| B | DQ8 | \overline{UB} | A3 | A4 | \overline{CS} | DQ0 |
| C | DQ9 | DQ10 | A5 | A6 | DQ1 | DQ2 |
| D | V _{SS} | DQ11 | A17 | A7 | DQ3 | V _{CC} |
| E | V _{CC} | DQ12 | NC | A16 | DQ4 | V _{SS} |
| F | DQ14 | DQ13 | A14 | A15 | DQ5 | DQ6 |
| G | DQ15 | NC | A12 | A13 | \overline{WE} | DQ7 |
| H | A18 | A8 | A9 | A10 | A11 | NC |

Pin Description

| Pin Name | Pin Function |
|------------------------------------|----------------------|
| A ₀ ~A ₁₈ | Address Inputs |
| \overline{WE} | Write Enable |
| \overline{CS} | Chip Select |
| DO ₀ ~ DO ₁₅ | Data Inputs/Outputs |
| V _{CC} | Power |
| V _{SS} | Ground |
| NC | No Connection |
| \overline{UB} | Upper Byte(DQ8~DQ15) |
| \overline{LB} | Lower Byte(DQ0~DQ7) |



Absolute Maximum Ratings¹

| Symbol | Parameter | Rating | Unit |
|------------------------------------|---------------------------------------|-------------|------|
| P _D | Power Dissipation | 1.0 | W |
| V _{CC} | Voltage on Vcc supply relative to Vss | -0.2 to 4.0 | V |
| T _A | Operating Temperature | -40 to 85 | °C |
| V _{IN} , V _{OUT} | Voltage on Any Pin Relative to Vss | -0.2 to 4.0 | V |

Note:1, Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Functional Description

| CS | WE | OE | LB | UB | Mode | D/O ₀ ~D/O ₇ | D/O ₈ ~D/O ₁₅ | Power |
|----|----|----|----|----|------------------|------------------------------------|-------------------------------------|----------|
| H | X | X | X | X | Deselected | High-Z | High-Z | Stand by |
| X | X | X | H | H | Deselected | High-Z | High-Z | Stand by |
| L | X | H | L | X | Output Disable | High-Z | High-Z | Active |
| L | H | H | X | L | Output Disable | High-Z | High-Z | Active |
| L | H | L | L | H | Lower Byte Read | Data Out | High-Z | Active |
| L | H | L | H | L | Upper Byte Read | High-Z | Data Out | Active |
| L | H | L | L | L | Word Read | Data Out | Data Out | Active |
| L | L | X | L | H | Lower Byte Write | Data In | High-Z | Active |
| L | L | X | H | L | Upper Byte Write | High-Z | Data In | Active |
| L | L | X | L | L | Word Write | Data In | Data In | Active |

Note : X means don't care. (Must be low or high state)

Recommended DC Operating Conditions

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
|-----------------|--------------------|------|------|----------------------|------|
| V _{CC} | Supply Voltage | 2.7 | 3.3 | 3.6 | V |
| V _{IH} | Input High Voltage | 2.2 | - | V _{CC} +0.2 | V |
| V _{IL} | Input Low Voltage | -0.3 | - | 0.6 | V |
| V _{SS} | Ground | 0.0 | 0 | 0 | V |

Capacitance*(TA=25°C, f=1.0MHz)

| Symbol | Item | Test Conditions | Typ. | Max. | Unit |
|------------------|--------------------------|----------------------|------|------|------|
| C _{I/O} | Input/Output Capacitance | V _{I/O} =0V | - | 8 | pF |
| C _{IN} | Input Capacitance | V _{IN} =0V | - | 8 | pF |



DC and Operating Characteristics

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
|-----------|---------------------------|--|-----|-----|-----|---------|
| I_{LI} | Input Leakage Current | $V_{IN}=V_{SS}$ to V_{CC} | -1 | - | 1 | μA |
| I_{LO} | Output Leakage Current | $\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$ or $\overline{LB}=\overline{UB}=V_{IH}$ $V_{IO}=V_{SS}$ to V_{CC} | -1 | - | 1 | μA |
| I_{CC} | Operating Current | $I_{IO}=0mA, \overline{CS}=V_{IL}, \overline{WE}=V_{IH}, V_{IN}=V_{IH}$ or V_{IL} | - | - | 30 | mA |
| I_{CC1} | | Cycle time=1 μs , 100% duty, $I_{IO}=0mA$, $\overline{CS} \leq 0.2V$, $\overline{LB} \leq 0.2V$ or/and $\overline{UB} \leq 0.2V$, $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC}-0.2V$ | - | - | 6 | mA |
| I_{SB} | Standby Current | Other inputs= V_{IH} or V_{IL} , $\overline{CS}=V_{IH}$ | - | - | 0.5 | mA |
| I_{SB1} | | $\overline{CS} \geq V_{CC}-0.2V$, Other inputs = 0~ V_{CC} | - | 4 | 20 | μA |
| V_{OL} | Output Low Voltage Level | $I_{OL}=2.1mA$ | - | - | 0.4 | V |
| V_{OH} | Output High Voltage Level | $I_{OH}=-1.0mA$ | 2.4 | - | - | V |

Test Conditions

| Parameter | Value |
|------------------------------------|--|
| Input Pulse Level | 0 to 3.0V |
| Input Rise and Fall Time | 3ns |
| Input and Output Reference Voltage | 1.5V |
| Output Load (See below figure1) | $CL^{1)}=30pF+1$ TTL, $I_{OH}/I_{OL}=-1mA/2.1mA$ |

1. Including scope and Jig capacitance
2. $R_1=3070\Omega$, $R_2=3150\Omega$
3. $V_{TM}=2.8V$
4. $CL = 5pF + 1$ TTL (measurement with t_{LZ} , t_{HZ} , t_{OLZ} , t_{OHZ} , t_{WHZ})




Figure1



Data Retention Characteristics

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
|-----------|-----------------------------|--|----------|------|------|---------|
| V_{DR} | V_{CC} for Data Retention | $\overline{CS} \geq V_{CC} - 0.2V$, Other inputs = 0~ V_{CC} | 1.5 | - | 3.6 | V |
| I_{DR} | Data Retention Current | $V_{CC}=1.5V$ $\overline{CS} \geq V_{CC} - 0.2V$, Other inputs = 0~ V_{CC} | - | 4 | 20 | μA |
| t_{SDR} | Data Retention Set-Up Time | See Figure 2(Data Retention Wave Form) | 0 | - | - | ns |
| t_{RDR} | Recovery Time | | t_{RC} | - | - | ns |




Figure 2 Data Retention Wave Form

Read Cycle



| Symbol | Parameter | 45ns | | 55ns | | 70ns | | Unit |
|-----------|--|------|------|------|------|------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t_{RC} | Read Cycle Time | 45 | - | 55 | - | 70 | - | ns |
| t_{AA} | Address Access Time | - | 45 | - | 55 | - | 70 | ns |
| t_{CO} | Chip Select to Output | - | 45 | - | 55 | - | 70 | ns |
| t_{OE} | Output Enable to Valid Output | - | 22 | - | 25 | - | 35 | ns |
| t_{BA} | \overline{UB} , \overline{LB} Access Time | - | 45 | - | 55 | - | 70 | ns |
| t_{LZ} | Chip Enable to Low-Z Output | 10 | - | 10 | - | 10 | - | ns |
| t_{OLZ} | Output Enable to Low-Z Output | 5 | - | 5 | - | 5 | - | ns |
| t_{BLZ} | \overline{UB} , \overline{LB} Enable to Low-Z Output | 5 | - | 5 | - | 5 | - | ns |
| t_{HZ} | Chip Disable to High-Z Output | - | 18 | - | 20 | - | 25 | ns |
| t_{OHZ} | Output Disable to High-Z Output | - | 18 | - | 20 | - | 25 | ns |
| t_{BHZ} | \overline{UB} , \overline{LB} Disable to High-Z Output | - | 18 | - | 20 | - | 25 | ns |
| t_{OH} | Output Hold from Address Change | 10 | - | 10 | - | 10 | - | ns |



Write Cycle

| Symbol | Parameter | 45ns | | 55ns | | 70ns | | Unit |
|-----------|---|------|------|------|------|------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t_{WC} | Write Cycle Time | 45 | - | 55 | - | 70 | - | ns |
| t_{CW} | Chip Select to End of Write | 35 | - | 45 | - | 60 | - | ns |
| t_{AS} | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| t_{AW} | Address Valid to End of Write | 35 | - | 45 | - | 60 | - | ns |
| t_{WP} | Write Pulse Width | 35 | - | 40 | - | 55 | - | ns |
| t_{BW} | \overline{UB} , \overline{LB} Valid to End of Write | 35 | - | 45 | - | 60 | - | ns |
| t_{WR} | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| t_{WHZ} | Write to Output High-Z | - | 18 | - | 20 | - | 25 | ns |
| t_{DW} | Data to Write Time Overlap | 25 | - | 25 | - | 30 | - | ns |
| t_{DH} | Data Hold from Write Time | 0 | - | 0 | - | 0 | - | ns |
| t_{OW} | End of Write to Output Low-Z | 5 | - | 5 | - | 5 | - | ns |

Timing Diagrams







Notes(Read Cycle)


1. t_{HZ} and t_{OHZ} are defined as the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, $t_{HZ}(\text{Max.})$ is less than $t_{HZ}(\text{Min.})$ both for a given device and from device to device interconnection.

Timing Waveform Of Write Cycle(1)(\overline{WE} Controlled)



Timing Waveform Of Write Cycle(2)(\overline{CS} Controlled)






Notes(Write Cycle)

1. A write occurs during the overlap(t_{WP}) of low \overline{CS} and low \overline{WE} . A write begins when \overline{CS} goes low and \overline{WE} goes low with asserting \overline{UB} or \overline{LB} for single byte operation or simultaneously asserting \overline{UB} and \overline{LB} for double byte operation. A write ends at the earliest transition when \overline{CS} goes high and \overline{WE} goes high. The t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the \overline{CS} going low to end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} or \overline{WE} going high.



Asynchronous Low Power 1Mega Byte Static RAM

Package Dimensions 44pin TSOP-Type2



Units: millimeters/Inches




Package Dimensions

48-FBGA

6mm*8mm Body

0.75mm Bump Pitch,



| Symbol | Value | Units | Note |
|--------|-----------|-------|------|
| A | 6±0.1 | mm | |
| B | 8±0.1 | mm | |
| C | 1.1±0.1 | mm | |
| D | 0.25±0.05 | mm | |
| E | 0.75 | mm | |
| F | 5.25 | mm | |
| G | 3.75 | mm | |
| H | 0.35±0.05 | mm | |



Asynchronous Low Power 1Mega Byte Static RAM

Ordering Information

| Part Number | Density | Org. | V _{cc} | Access Times | Temp. | Package |
|------------------|---------|------------|-----------------|--------------|----------|----------|
| VTI508NL16VM-55I | 8Mbit | 512K*16bit | 2.7V~ 3.6V | 55ns | -40~85°C | 44-TSOP2 |
| VTI508NL16LM-55I | 8Mbit | 512K*16bit | 2.7V~ 3.6V | 55ns | -40~85°C | 48-FPBGA |

Code Informations

| | | | | | | | | | | | | | | | | | | | |
|---|---|---|---|---|---|---|---|---|----|----|----|---|---|----|----|----|----|----|----|
| X | X | X | X | X | X | X | X | X | X | X | X | X | - | X | X | X | X | X | X |
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | | | 13 | 14 | 15 | 16 | 17 | 18 |

| Digit-No. | Remark | | Code |
|-----------|----------------------------------|------------------|-------|
| 1,2,3 | Vilision Technology Inc. Product | | VTI |
| 4 | Asynchronous SRAM | | 5 |
| 5,6 | Density | 1Mb | 01 |
| | | 2Mb | 02 |
| | | 4Mb | 04 |
| | | 8Mb | 08 |
| | | 16Mb | 16 |
| | | 32Mb | 32 |
| 7 | Vcc | 1.8V | L |
| | | 3.3V | N |
| | | 5.0V | H |
| | | 1.65V~3.6V | W |
| 8 | Product type | Low Power(1 C/S) | L |
| | | Low Power(2C/S) | B |
| | | Fast | F |
| 9,10 | Organization | 8bit | 08 |
| | | 16bit | 16 |
| 11 | Package | 36 BGA | N |
| | | 48 BGA | L |
| | | 48 TSOP1 | T |
| | | 44 TSOPII | V |
| | | 32 TSOP1 | S |
| | | 32 sTSOP1 | W |
| | | 32 TSOPII | Y |
| | | 32 SOP | P |
| 12 | Die Version | Monther Die | M |
| | | 2nd Generation | A |
| | | 3rd Generation | B |
| 13,14 | Speed | 8ns | 08 |
| | | 10ns | 10 |
| | | 12ns | 12 |
| | | 45ns | 45 |
| | | 55ns | 55 |
| 15 | Temperature range | -40°C to 85°C | I |
| | | -40°C to 105°C | A |
| 16 | Packing type | Tray | Blank |
| | | Tape and Reel | T |
| 17, 18 | Special function | TBD | TBD |



Document History

| Rev. | Date | Description of Change |
|-------------|--------------|--------------------------------------|
| 0 | Jul. 12,2014 | Initial Advanced Information Release |
| 1 | Mar. 6,2015 | Final version release |